Implementation oriented two-sample phase locked loop for single-phase PFCs by Lamo Anuarbe, Paula et al.
Implementation Oriented Two-Sample Phase Locked Loop for Single-Phase PFCs  
ABSTRACT 
A low-resource-consuming digital implementation of the Two-Sample (2S) Phase Locked Loop 
(PLL) for low cost single-phase Power Factor Correction (PFC) converters is proposed. The 
design replaces trigonometric functions with an oscillator and divisions with approximations, 
without reducing the 2S-PLL synchronization capability. The proposal is evaluated and validated 
by simulation and experimentally. 
1 INTRODUCTION 
Low-cost Power Factor Correction (PFC) stages require simple and effective controllers to 
achieve the cost and performance targets [1], [2]. The 2S-PLL, proposed in [3], provides 
synchronization to the electrical grid while keeping relatively low the associated computational 
burden. However, the characteristics of the quadrature signal generator (QSG) in the 2S PLL 
make it difficult to use with low sampling rates, as it will be shown. This proposal modifies the 
2S-PLL in [3] maintaining the synchronization performance while sampling at low sampling 
rates, typically at the power converter switching period.  
2 DIGITAL IMPLEMENTATION OF THE TWO-SAMPLE PLL 
The QSG proposed in [3] obtains the virtual in-quadrature component, β, by applying finite 
differences around an operation point, which can be dynamically adjusted as a function of the 
PLL frequency, ω. Computational delays are compensated within the QSG. At instant k, βk is 
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where k is the sampled grid voltage, Ts is the sampling time and ω is the grid frequency 
provided by the PLL. This approach minimizes the memory requirements of the QSG and keeps 
the orthogonality in the case of frequency variations by adjusting N. 
The trigonometric functions in (1) are simplified by applying Taylor series expansions, which are 
truncated at the second term, instead of the first one, due to the low sampling frequency 
approach, then (1) converts to 
3 3
























, is rewritten as  
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where, Δω is the frequency variation detected in the PLL with respect to the given nominal grid 



































 .  As a result, from (1) and (4), two trigonometric functions plus one division are 
replaced by two additions and two multiplications. 
The phase detector of the 2S-PLL [3] is based on the Park transformation. The phase error signal, 
i.e. the q component, is evaluated from the grid voltage phasor projections on the rotating 
reference frame synchronized with the PLL phase. In order to reduce the computational burden, 
while retaining the required accuracy at a low sampling rate, it is proposed to replace the 
trigonometric functions required for the Park transformation with a digital oscillator [4]: 
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If required, the computational burden associated to the normalization block of the PLL can be 
minimized by replacing the associated operations with a gain, whose value depends on the 
nominal grid voltage. With all the above proposed approximations, the 2S-PLL can be 
implemented, following the block diagram in Fig. 1, using sequentially only one 










































































Fig. 1.  Proposed 2S-PLL. 
3 SIMULATION RESULTS 
The original and proposed 2S-PLL are evaluated by simulation and their performances compared 
with the T/4 PLL one. These PLLs have been designed with the same PI controller parameters, 
according to [5] (proportional, Kp = 46 and integral gain, Ki = 1024). To obtain a first proof of 
concept, initial results are presented using the lowest sample rate in which the PLL obtains a 
response similar to the original 2S, demonstrating that the sample rate can be comfortably 
adjusted to the switching frequency. The nominal frequency has been set to 50 Hz and Ts is 
1/800 s. 
The responses to a +10 Hz frequency step are shown in Fig. 2. The phase errors due to both 2S-
PLL matches and are below the T/4 one in steady-state. The final manuscript will provide a 
detailed comparison in simulation. 
 
Fig. 2.  Phase error due to a frequency step from 45 to 55 Hz. 
4 EXPERIMENTAL RESULTS 
The proposed PLL has been implemented in a FPGA to assess the size of the circuits and 
synchronization capabilities. Table I summarizes the resources used by the proposed PLL in an 
Artix 7 FPGA (XC7A100T-1CSG324C, Nexys 4 board).  
















T/4 PLL 3472 4927 1697 5144 3 1 64 
2S-PLL 
ORIGINAL 
3488 5401 1746 5563 2 1 72 
2S-PLL 
PROPOSED 
238 1940 662 2033 0 1 32 
 
In Fig. 3, the grid voltage, frequency and phase error signals are shown when a +6 Hz frequency 





















Fig. 3. Grid voltage (yellow), frequency (green) and phase error (magenta) waveforms using 
proposed 2S-PLL under +6 Hz frequency step from 47 to 53 Hz. (a) T/4 and (b) 2S PLL. 
 
5 CONCLUSIONS AND FUTURE WORK 
A novel approach in digital implementation of 2S-PLL applied for low switching frequency to 
single-phase PFC has been presented in this work. The proposed methodology mainly focused on 
low cost implementation that allows a reduction of up to 65 % of the resources used in the FPGA 
with respect to the original 2S-PLL. Based on this approach, the PLL has been implemented, 
tested and verified that the phase error that occurs with the proposed PLL is lower, both at steady 
state and under frequency variations, than that obtained with one of the simplest strategies found 
in the literature, the T/4-PLL. 
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